PhD Theses

Permanent URI for this collection

http://192.168.13.253:4000/handle/123456789/1210

Browse

Browsing PhD Theses by Author "Singh, Ngangbam Phalguni"

Now showing 1 - 1 of 1
  • Thumbnail Image
    Item
    Investigation of power dissipation in data selective flips flops triggered by octree clocking technique for low power buffer design
    (University of Dar es Salaam, 2019) Singh, Ngangbam Phalguni
    In the past few decades, studies have demonstrated that power dissipation in one of the key challenges ‘’in Information and Communication Technology (ICT) devices. The main factors are memory storage elements, the logic elements and the clocking technique. It leads to heating effect on the devices after prolonged usage. In such an application, flip flop with proper clocking system can be to design low power buffer, which can reduce the power dissipation. This thesis presents a qualitative research investigating the power dissipation in various data selective flip flops. A ring counter, with octree clocking system and Combinational Elements (C-Elements), is developed to control the clock signals triggering the flip flops and avoid unwanted switching activities during redundant events. Buffers are accessed in the form of ring counters, which control data transfer between chips in the computer internal circuits. The viability of the design is verified by the simulation using Very High-Speed Hardware Description Language (VHDL) programs with Altera’s Quartus II and Xilinx’s ISE. Analog current and transient analysis are done using Multisim 8 tools. Simulation results show that the deployed technique provides reduction on power dissipation by 44.08% and 14.20% with respect to fixed body biased and static Random Access Memory (SRAM) respectively. Simulation results also show that the designed buffer dissipates 1.655 nW in 2 stage and 0.666 mW in 64 bits. The improvement in 64 bit delay buffer Octree clocking technique with DDFF is 14.72%.